

SANYO Semiconductors DATA SHEET



CMOS IC FROM 66K byte, RAM 2048 byte on-chip 8-bit 1-chip Microcontroller

Overview

The SANYO LC87F5N62B is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrate on a single chip a number of hardware features such as 66K-byte flash ROM (onboard rewritable), 2048byte RAM, Onchip debugging function, sophisticated 16-bit timers/counters (may be divided into 8-bit timers), a 16-bit timer/counter (may be divided into 8-bit timers/counters or 8-bit PWMs), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a high-speed clock counter, two synchronous SIO ports (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO port, two UART ports (full duplex), four 12-bit PWM channels, an 8-bit 15-channel AD converter, a system clock frequency divider, and a 29-source 10-vector interrupt feature.

Features

■Flash ROM

- Capable of on-board-programing with wide range, 2.7 to 5.5V, of voltage source
- Block-erase in 128-byte units
- 67584×8 bits (Address: 00000H to 0FFFFH, 1F800H to 1FFFFH)

■RAM

• 2048×9 bits

■Minimum Bus Cycle Time

- 83.3ns (12MHz) V_{DD}=2.8 to 5.5V
- 125ns (8MHz) V_{DD}=2.5 to 5.5V
- 500ns (2MHz) V_{DD}=2.2 to 5.5V
- Note: Bus cycle time indicates the speed to read ROM.

* This product is licensed from Silicon Storage Technology, Inc. (USA), and manufactured and sold by SANYO Semiconductor Co., Ltd.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■Minimum Instruction Cycle Time (tCYC)

- 250ns (12MHz) VDD=2.8 to 5.5V
- 375ns (8MHz) V_{DD}=2.5 to 5.5V
- 1.5µs (2MHz) VDD=2.2 to 5.5V

■Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1-bit units 64 (P1n, P2n, P3n, P70 to P73, P8n, PAn, PBn, PCn,

Ports whose I/O direction can be designated in 2-bit units Ports whose I/O direction can be designated in 4-bit units

- Normal withstand voltage input port
- Dedicated oscillator ports
- Reset pins
- Power pins

■Timers

- Timer 0: 16-bit timer/counter with a capture register
 - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture registers) ×2 channels Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture registers)
 - + 8-bit counter (with an 8-bit capture registers)
 - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with 16-bit capture registers)
 - Mode 3: 16-bit counter (with 16-bit capture registers)
- Timer 1: 16-bit timer/counter that support PWM/toggle output
 - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter(with toggle outputs)
 - Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels
 - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also from the lower-order 8-bits)
 - Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.)
- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts programmable in 5 different time schemes.

■High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 24MHz (at a main clock of 12MHz).
- 2) Can generate output real-time.

■SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 256 bits, specifiable in 1-bit units, suspension and resumption of data transmission possible in 1-byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
- SIO2: 8 bit synchronous serial interface
 - 1) LSB first mode
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 32 bytes)

- S2Pn, PWM0, PWM1, XT2)
- 16 (PEn, PFn) 8 (P0n)

- 8 (VSS1 to VSS4, VDD1 to VDD4)
- 1 (XT1) 2 (CF1, CF2)
- 1 (RES)

■UART: 2 channels

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2 bit in continuous transmission mode)
- Built-in baudrate generator (with baudrates of 16/3 to 8192/3 tCYC)

■AD Converter: 8 bits × 15 channels

■PWM: Multifrequency 12-bit PWM × 4 channels

Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)

- 1) Noise filtering function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)
- 2) The noise filtering function is available for the INT3, T0IN, or T0HCP signal at P73. When P73 is read with an instruction, the signal level at that pin is read regardless of the availability of the noise filtering function.
- ■Watchdog Timer
 - External RC watchdog timer
 - Interrupt and reset signals selectable
- Clock Output Function

1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.

2) Able to output oscillation clock of sub clock.

■Interrupts

- 29 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

| No. | Vector Address | Level | Interrupt Source |
|-----|----------------|--------|--|
| 1 | 00003H | X or L | INTO |
| 2 | 0000BH | X or L | INT1 |
| 3 | 00013H | H or L | INT2/T0L/INT4 |
| 4 | 0001BH | H or L | INT3/INT5/base timer0/base timer1 |
| 5 | 00023H | H or L | T0H/INT6 |
| 6 | 0002BH | H or L | T1L/T1H/INT7 |
| 7 | 00033H | H or L | SIO0/UART1 receive/UART2 receive |
| 8 | 0003BH | H or L | SIO/SIO2/UART1 transmit/UART2 transmit |
| 9 | 00043H | H or L | ADC/T6/T7/PWM4, PWM5 |
| 10 | 0004BH | H or L | Port 0/T4/T5/PWM0, PWM1 |

• Priority levels X > H > L

• Of interrupts of the same level, the one with the smallest vector address takes precedence.

Subroutine Stack Levels: 1024 levels maximum (the stack is allocated in RAM)

■High-speed Multiplication/Division Instructions

- 16-bits \times 8-bits (5 tCYC execution time)
- 24-bits \times 16-bits (12 tCYC execution time)
- 16-bits ÷ 8-bits (8 tCYC execution time)
- 24-bits ÷ 16-bits (12 tCYC execution time)

■Oscillation Circuits

- RC oscillation circuit (internal)
- CF oscillation circuit
- Crystal oscillation circuit

- : For system clock
- : For system clock, with internal Rf
- t : For low-speed system clock
- Multifrequency RC oscillation circuit (internal) : For system clock

System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 250ns, 500ns, 1.0µs, 2.0µs, 4.0µs, 8.0µs, 16.0µs, 32.0µs, and 64.0µs (at a main clock rate of 12MHz).

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
 - 2) Canceled by a system reset or occurrence of interrupt.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, and crystal oscillators automatically stop operation.
 - 2) There are three ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the low level.
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
 - 1) The CF and RC oscillators automatically stop operation.
 - 2) The state of crystal oscillation established when the HOLD mode is entered is retained.
 - 3) There are four ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
 - (4) Having an interrupt source established in the base timer circuit

■On-chip Debugger Function

- Permits software debugging with the test device installed on the target board.
- ■Package Form
 - QIP100E (14 × 20) : "Lead-free type"

■Development Tools

- Evaluation (EVA) chip : LC87EV690
- Emulator
- : EVA62S + ECB876600D + SUB875C00 + POD100QFP ICE-B877300 + SUB875C00 + POD100QFP
- On-chip-debugger
- : TCB87-TypeB + LC87F5NC8A or LC87F5N62B

■Programming Boards


| Package | Programming boards |
|-------------------|--------------------|
| QIP100E (14 × 20) | W87F52256Q |


■Flash ROM Programmer

| Maker | Model | Support version(Note) | Device |
|--|---|---|------------|
| Flash Support Group, Inc. (Single) | AF9708/09/09B (including product of Ando Electric Co.,Ltd) | Revision : After Rev.02.73 | LC87F76C8A |
| Flash Support | AF9723(Main body) (including product of Ando Electric Co.,Ltd) | Revision : After Rev.02.29 | LC87F5NC8A |
| Group, Inc.(Gang) | AF9833(Unit) (including product of Ando Electric Co.,Ltd) | Revision : After Rev.01.88 | LCOTFONCOA |
| SANYO | SKK/SKK Type-B/SKK DBG Type-B (SANYO FWS) | Application Version: After 1.04 Chip Data Version: After2.14 | LC87F5NC8A |

Package Dimensions


unit : mm (typ) 3151A





SANYO: QIP100E(14×20) "Lead-free Type"

System Block Diagram



Pin Description

| Pin Name | I/O | | | Dese | cription | | | Option |
|--|-----|---------------------------------------|------------------|--------------------|-------------------|--------------------|--------------------|--------|
| V _{SS} 1, V _{SS} 2 V _{SS} 3, V _{SS} 4 | - | - Power supply p | in | | | | | No |
| V _{DD} 1, V _{DD} 2 V _{DD} 3, V _{DD} 4 | - | + Power supply p | bin | | | | | No |
| Port 0 | I/O | 8-bit I/O port | | | | | | Yes |
| P00 to P07 | | • I/O specifiable i | n 4-bit units | | | | | |
| | | Pull-up resistor | can be turned or | n and off in 4-bit | units | | | |
| | | HOLD release i | nput | | | | | |
| | | Port 0 interrupt | input | | | | | |
| | | Pin functions | | | | | | |
| | | P05: System cl | ock output | | | | | |
| | | P06: Timer 6 to | ggle output | | | | | |
| | | P07: Timer 7 to | ggle output | | | | | |
| Port 1 | I/O | 8-bit I/O port | | | | | | Yes |
| P10 to P17 | | • I/O specifiable i | n 1-bit units | | | | | |
| | | Pull-up resistor | can be turned or | n and off in 1-bit | units | | | |
| | | Pin functions | | | | | | |
| | | P10: SIO0 data | output | | | | | |
| | | P11: SIO0 data | input, bus I/O | | | | | |
| | | P12: SIO0 cloc | k I/O | | | | | |
| | | P13: SIO1 data | output | | | | | |
| | | P14: SIO1 data | input, bus I/O | | | | | |
| | | P15: SIO1 cloc | | | | | | |
| | | P16: Timer 1 P | WML output | | | | | |
| | | P17: Timer 1 P | WMH output, Be | eper output | | | | |
| Port 2 | I/O | 8-bit I/O port | | | | | | Yes |
| P20 to P27 | | I/O specifiable i | n 1-bit units | | | | | |
| | | Pull-up resistor | | | | | | |
| | | Other functions | | | | | | |
| | | - | t/HOLD reset inp | | - | apture input/ | | |
| | | | apture input/INT | - | | | | |
| | | | Γ4 input/HOLD re | eset input/timer | 1 event input/tim | ier 0L capture in | iput/ | |
| | | | apture input | | | | | |
| | | - | t/HOLD reset inp | | - | | | |
| | | | apture input/INT | - | | | | |
| | | | F5 input/HOLD re | eset input/timer | i event input/tim | ier UL capture in | iput/ | |
| | | | apture input | | | | | |
| | | Interrupt acknow | wiedge type | | Distant | | | |
| | | | Rising | Falling | Rising/ | H level | L level | |
| | | | | | Falling | P I.I. | Post L | |
| | | INT4 | enable | enable | enable | disable | disable | |
| | | INT5 | enable | enable | enable | disable | disable | |
| | | INT6 INT7 | enable enable | enable enable | enable enable | disable disable | disable disable | |
| | | | enable | enable | enable | uisable | uisable | |
| | 1/2 | 711110 | | | | | | |
| Port 3 | I/O | • 7-bit I/O port | | | | | | Yes |
| P30 to P36 | | I/O specifiable i | | and off in 1 hit | unito | | | |
| | | Pull-up resistor Din functions | can be turned of | i and oir in 1-bit | units | | | |
| | | Pin functions P30: PWM4 out | tout | | | | | |
| | | P30: PWM4 ou | • | | | | | |
| | | P31: PWM5 ou P32: UART1 tra | | | | | | |
| | | P32: UAR 11 tra P33: UART1 re | | | | | | |
| | | P33: UART1 re P34: UART2 tra | | | | | | |
| | | 1 JT. UAIXIZ II | | | | | | |

Continued on next page.

| Pin Name | I/O | | | Des | cription | | | Option |
|----------------|-----|--------------------------------------|------------------------------|--------------------|--------------------|------------------|----------|--------|
| Port 7 | I/O | • 4-bit I/O port | | | | | | No |
| P70 to P73 | | • I/O specifiable | in 1-bit units | | | | | |
| | | Pull-up resistor | can be turned | on and off in 1-bi | units | | | |
| | | Other functions | ; | | | | | |
| | | P70: INT0 inpu | t/HOLD release | input/Timer 0L c | apture input/Ou | tput for watchdo | g timer | |
| | | P71: INT1 inpu | t/HOLD release | input/Timer 0H | capture input | | | |
| | | P72: INT2 inpu | t/HOLD release | input/Timer 0 ev | ent input/Timer | 0L capture input | : | |
| | | P73: INT3 inpu | t with noise filte | r/Timer 0 event i | nput/Timer 0H c | apture input | | |
| | | Interrupt ackno | wledge type | | | - | <u> </u> | |
| | | | Rising | Falling | Rising/ Falling | H level | L level | |
| | | INT0 | enable | enable | disable | enable | enable | |
| | | INT1 | enable | enable | disable | enable | enable | |
| | | INT2 | enable | enable | enable | disable | disable | |
| | | INT3 | enable | enable | enable | disable | disable | |
| | | AD converter i | nput port: AN8 (| (P70), AN9 (P71) | | | | |
| Port 8 | I/O | • 8-bit I/O port | | | | | | No |
| P80 to P87 | | I/O specifiable | in 1-bit units | | | | | |
| F 00 10 F 07 | | Other functions | | | | | | |
| | | | converter inpu | t port | | | | |
| Port A | I/O | 6-bit I/O port | • | • | | | | Yes |
| PA0 to PA5 | | • I/O specifiable | in 1-bit units | | | | | |
| | | Pull-up resistor | | on and off in 1-bi | units | | | |
| Port B | I/O | 8-bit I/O port | | | | | | Yes |
| PB0 to PB7 | | • I/O specifiable | in 1-bit units | | | | | |
| | | Pull-up resistor | can be turned | on and off in 1-bi | units | | | |
| Port C | I/O | 8-bit I/O port | | | | | | Yes |
| PC0 to PC7 | | • I/O specifiable | in 1-bit units | | | | | |
| | | Pull-up resistor | can be turned | on and off in 1-bi | units | | | |
| | | Pin functions | | | | | | |
| | | DBGP0 to DBG | GP2 (PC5 to PC | 7): On-chip Debu | ıgger | | | |
| Port E | I/O | 8-bit I/O port | | | | | | No |
| PE0 to PE7 | | I/O specifiable | in 2-bit units | | | | | |
| | | Pull-up resistor | can be turned | on and off in 1-bi | units | | | |
| Port F | I/O | 8-bit I/O port | | | | | | No |
| PF0 to PF7 | | I/O specifiable | in 2-bit units | | | | | |
| | | Pull-up resistor | can be turned | on and off in 1-bi | units | | | |
| SIO2 Port | I/O | 4-bit I/O port | | | | | | No |
| SI2P0 to SI2P3 | | I/O specifiable | in 1-bit units | | | | | |
| | | Shared function | ns: | | | | | |
| | | SI2P0: SIO2 da | • | | | | | |
| | | | ata input, bus in | | | | | |
| | | | ock input/output | t | | | | |
| | | SI2P3: SIO2 cl | | | | | | |
| PWM0, PWM1 | 0 | • PWM0, PWM1 | | | | | | No |
| | | General-purpos | se I/O available | | | | | |
| RES | I | Reset pin | | | | | | No |
| XT1 | I | Input terminal f | or 32.768kHz X | 'tal oscillation | | | | No |
| | | Shared function | าร: | | | | | |
| | | | verter input port | | | | | |
| | | General-purpos | | | | | | |
| | | Must be conne | cted to V _{DD} 1 if | not to be used. | | | | |
| XT2 | I/O | Output termina | l for 32.768kHz | X'tal oscillation | | | | No |
| | | Shared function | ns: | | | | | |
| | | AN11: AD conv | verter input port | | | | | |
| | | General-purpos | se I/O port | | | | | |
| | | Must be set for | oscillation and | kept open if not t | o be used. | | | |
| CF1 | I | Ceramic resonat | or input pin | | | | | No |
| CF2 | 0 | Ceramic resonat | or output nin | | | | | No |

Port Output Types


The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

| Port | Options Selected in Units of | Option Type | Output Type | Pull-up Resistor |
|-----------------------|---------------------------------|-------------|--|-----------------------|
| P00 to P07 | 1 bit | 1 | CMOS | Programmable (Note 1) |
| | | 2 | N-channel open drain | No |
| P10 to P17 | 1 bit | 1 | CMOS | Programmable |
| | | 2 | N-channel open drain | Programmable |
| P20 to P27 | 1 bit | 1 | CMOS | Programmable |
| | | 2 | N-channel open drain | Programmable |
| P30 to P36 | 1 bit | 1 | CMOS | Programmable |
| | | 2 | N-channel open drain | Programmable |
| P70 | - | No | N-channel open drain | Programmable |
| P71 to P73 | - | No | CMOS | Programmable |
| P80 to P87 | - | No | N-channel open drain | No |
| PA0 to PA5 | 1 bit | 1 | CMOS | Programmable |
| | | 2 | N-channel open drain | Programmable |
| PB0 to PB7 | 1 bit | 1 | CMOS | Programmable |
| | | 2 | N-channel open drain | Programmable |
| PC0 to PC7 | 1 bit | 1 | CMOS | Programmable |
| | | 2 | N-channel open drain | Programmable |
| PE0 to PE7 | - | No | CMOS | Programmable |
| PF0 to PF7 | - | No | CMOS | Programmable |
| SI2P0, SI2P2 SI2P3 | - | No | CMOS | No |
| SI2P1 | - | No | CMOS (when selected as ordinary port) N-channel open drain (When SIO2 data is selected) | No |
| PWM0, PWM1 | - | No | CMOS | No |
| XT1 | - | No | Input only | No |
| XT2 | - | No | Output for 32.768kHz quartz oscillator N-channel open drain (when in general-purpose No output mode) | No |


Note 1: Programmable pull-up resistors for port 0 are controlled in 4-bit units (P00 to 03, P04 to 07).

*1: Make the following connection to minimize the noise input to the V_{DD}1 pin and prolong the backup time. Be sure to electrically short the V_{SS}1, V_{SS}2, V_{SS}3 and V_{SS}4 pins.

(Example 1) When backup is active in the HOLD mode, the high level of the port outputs is supplied by the backup capacitors.



(Example 2) The high-level output at the ports is unstable when the HOLD mode backup is in effect.



Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$

| | Doromotor | Symbol | Pins/Remarks | Conditions | | | Speci | fication | |
|---------------------------|--|--|---|---|---------------------|------|-------|----------------------|------|
| | Parameter | Symbol | PINS/Remarks | Conditions | V _{DD} [V] | min | typ | max | unit |
| Max volta | kimum Supply age | V _{DD} max | V _{DD} 1, V _{DD} 2, V _{DD} 3, V _{DD} 4 | V _{DD} 1=V _{DD} 2=V _{DD} 3=V _{DD} 4 | | -0.3 | | +6.5 | |
| Inpu | ut voltage | V _I (1) | XT1, CF1 | | | -0.3 | | V _{DD} +0.3 | |
| Inpu Volt | ut/Output age | V _{IO} (1) Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1, XT2 | | | | -0.3 | | V _{DD} +0.3 | V |
| | Peak output current | IOPH(1) | Ports 0, 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 | CMOS output select per 1 application pin | | -10 | | | |
| | | IOPH(2) | PWM0, PWM1 | Per 1 application pin. | | -20 | | | |
| | | IOPH(3) | P71 to P73 | Per 1 application pin. | | -5 | | | |
| | Average output current (Note1-1) | IOMH(1) | Ports 0, 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 | CMOS output select per 1 application pin | | -7.5 | | | |
| ŧ | | IOMH(2) | PWM0, PWM1 | Per 1 application pin. | | -10 | | | |
| urren | | IOMH(3) | P71 to P73 | Per 1 application pin. | | -3 | | | |
| nt cr | Total output | ΣIOAH(1) | P71 to P73 | Total of all applicable pins | | -10 | | | |
| High level output current | current | ΣIOAH(2) | PWM0, PWM1 SI2P0 to SI2P3 | Total of all applicable pins | | -25 | | | mA |
| h le | | ΣIOAH(3) | Port 0 | Total of all applicable pins | | -25 | | | |
| Hig | | ΣIOAH(4) | Port 0 PWM0, PWM1 SI2P0 to SI2P3 | Total of all applicable pins | | -45 | | | |
| | | ΣIOAH(5) | Ports 2, 3, B | Total of all applicable pins | | -25 | | | |
| | | ΣIOAH(6) | Ports A, C | Total of all applicable pins | | -25 | | | |
| | | ΣIOAH(7) | Ports 2, 3, A, B, C | Total of all applicable pins | | -45 | | | |
| | | ΣIOAH(8) | Port F | Total of all applicable pins | | -25 | | | |
| | | ΣIOAH(9) | Ports 1, E | Total of all applicable pins | | -25 | | | |
| | | ΣIOAH(10) | Ports 1, E, F | Total of all applicable pins | | -45 | | | |

Note 1-1: Average output current is average of current in 100ms interval.

Continued on next page.

| Parameter | Symbol | Pins/Remarks | Conditions | | Specification | | | |
|--|------------------|--|------------------------------|---------------------|---------------|-----|------|------|
| Falameter | Symbol | FIIIS/Remarks | Conditions | V _{DD} [V] | min | typ | max | unit |
| Peak output current | IOPL(1) | P02 to P07 Ports 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1 | Per 1 application pin. | | | | 20 | |
| | IOPL(2) | P00, P01 | Per 1 application pin. | | | | 30 | |
| | IOPL(3) | Ports 7, 8, XT2 | Per 1 application pin. | | | | 10 | |
| Average output current (Note1-1) | IOML(1) | P02 to P07 Ports 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1 | Per 1 application pin. | | | | 15 | |
| ent | IOML(2) | P00, P01 | Per 1 application pin. | | | | 20 | |
| curr | IOML(3) | Ports 7, 8, XT2 | Per 1 application pin. | | | | 7.5 | |
| Total output | ΣIOAL(1) | Port 7, XT2 | Total of all applicable pins | | | | 15 | |
| current | ΣIOAL(2) | Port 8 | Total of all applicable pins | | | | 15 | mA |
| Total output current | ΣIOAL(3) | Ports 7, 8, XT2 | Total of all applicable pins | | | | 20 | |
| Low | ΣIOAL(4) | PWM0, PWM1 SI2P0 to SI2P3 | Total of all applicable pins | | | | 45 | |
| | ΣIOAL(5) | Port 0 | Total of all applicable pins | | | | 45 | |
| | ΣIOAL(6) | Port 0 PWM0, PWM1 SI2P0 to SI2P3 | Total of all applicable pins | | | | 80 | |
| | $\Sigma IOAL(7)$ | Ports 2, 3, B | Total of all applicable pins | | | | 45 | |
| | ΣIOAL(8) | Ports A, C | Total of all applicable pins | | | | 45 | |
| | ΣIOAL(9) | Ports 2, 3, A, B, C | Total of all applicable pins | | | | 80 | |
| | ΣIOAL(10) | Port F | Total of all applicable pins | | | | 45 | |
| | ΣIOAL(11) | Ports 1, E | Total of all applicable pins | | | | 45 | 1 |
| | ΣIOAL(12) | Ports 1, E, F | Total of all applicable pins | 1 | | | 80 | 1 |
| Maximum power dissipation | Pd max | QIP100E(14×20) | Ta=-40 to +85°C | | | | 320 | m۷ |
| Operating ambient temperature | Topr | | | | -40 | | +85 | °C |
| Storage ambient temperature | Tstg | | | | -55 | | +125 | |

Note 1-1: Average output current is average of current in 100ms interval.

| | | | Operativitaria | | | Specif | ication | |
|--|---------------------|--|--|---------------------|----------------------------|--------|-----------------------------|------|
| Parameter | Symbol | Pins/Remarks | Conditions | V _{DD} [V] | min | typ | max | unit |
| Operating | V _{DD} (1) | V _{DD} 1=V _{DD} 2 | 0.245µs≤ tCYC≤200µs | | 2.8 | | 5.5 | |
| supply voltage | | =V _{DD} 3=V _{DD} 4 | 0.367µs≤ tCYC≤200µs | | 2.5 | | 5.5 | |
| (Note2-1) | | | 1.470µs≤ tCYC≤200µs | | 2.2 | | 5.5 | |
| Memory sustaining supply voltage | VHD | V _{DD} 1=V _{DD} 2 =V _{DD} 3=V _{DD} 4 | RAM and register contents in HOLD mode. | | 2.0 | | 5.5 | |
| High level input voltage | V _{IH} (1) | Ports 1, 2, 3 SI2P0 to SI2P3 P71 to P73 P70 port input/ interrupt side | | 2.2 to 5.5 | 0.3V _{DD} +0.7 | | V _{DD} | |
| | V _{IH} (2) | Ports 0, 8 Ports A, B, C, E, F PWM0, PWM1 | | 2.2 to 5.5 | 0.3V _{DD} +0.7 | | V _{DD} | |
| Low level input voltage | V _{IH} (3) | P70 Watchdog timer side | | 2.2 to 5.5 | 0.9V _{DD} | | V _{DD} | v |
| | V _{IH} (4) | XT1, XT2, CF1, RES | | 2.2 to 5.5 | 0.75V _{DD} | | V _{DD} | |
| | ∨ _{IL} (1) | Ports 1, 2, 3 SI2P0 to SI2P3 | | 4.0 to 5.5 | V _{SS} | | 0.1V _{DD} +0.4 | |
| | | P71 to P73 P70 port input/ interrupt | | 2.2 to 4.0 | V _{SS} | | 0.2V _{DD} | |
| | V _{IL} (2) | Ports 0, 8 Ports A, B, C, E, F | | 2.5 to 5.5 | V _{SS} | | 0.15V _{DD} +0.4 | |
| | | PWM0, PWM1 | | 2.2 to 5.5 | V _{SS} | | 0.2V _{DD} | |
| | V _{IL} (5) | Port 70 Watchdog Timer | | 2.5 to 5.5 | V _{SS} | | 0.8V _{DD} -1.0 | |
| | V _{IL} (6) | XT1, XT2, CF1, RES | | 2.5 to 5.5 | V _{SS} | | 0.25V _{DD} | |
| Instruction cycle | tCYC | | | 2.8 to 5.5 | 0.245 | | 200 | |
| time | (Note2-2) | | | 2.5 to 5.5 | 0.367 | | 200 | μs |
| | | | | 2.2 to 5.5 | 1.470 | | 200 | |
| External system clock frequency | FEXCF(1) | CF1 | CF2 pin open System clock frequency | 2.8 to 5.5 | 0.1 | | 12 | |
| clock nequency | | | division rate=1/1 | 2.5 to 5.5 | 0.1 | | 8 | |
| | | | External system clock duty=50±5% | 2.2 to 5.5 | 0.1 | | 2 | MHz |
| | | | CF2 pin open | 2.8 to 5.5 | 0.2 | | 24.4 | |
| | | | System clock frequency | 2.5 to 5.5 | 0.2 | | 16 | |
| | | | division rate=1/2 | 2.2 to 5.5 | 0.2 | | 4 | |
| Oscillation frequency | FmCF(1) | CF1, CF2 | 12MHz ceramic oscillation See Fig. 1. | 2.8 to 5.5 | | 12 | | |
| Range (Note2-3) | FmCF(2) | CF1, CF2 | 8MHz ceramic oscillation See Fig. 1. | 2.5 to 5.5 | | 8 | | |
| | FmCF(3) | CF1, CF2 | 4MHz ceramic oscillation See Fig. 1. | 2.2 to 5.5 | | 4 | | MHz |
| | FmRC | | Internal RC oscillation | 2.2 to 5.5 | 0.3 | 1.0 | 2.0 | |
| | FmMRC | | Frequency variable RC oscillation | 2.2 to 5.5 | | 16 | | |
| | FsX'tal | XT1, XT2 | 32.768kHz crystal oscillation. | 1 | 1 | | - | |

Note 2-1: V_{DD} must be held greater than or equal to 2.7V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

| Electrical Ch | aracter | ISTICS at $Ta = -$ | -40° C to $+85^{\circ}$ C, V _{SS1} : | = V _{SS} 2 $=$ | = V <u>SS</u> 3 = | = VSS4 | =0V | |
|-----------------------------|---------------------|--|---|-------------------------|----------------------|--------------------|-------|------|
| Parameter | Symbol | Pins/Remarks | Conditions | r | | Specifica | ation | r |
| | | | | V _{DD} [V] | min | typ | max | unit |
| High level input current | I _{IH} (1) | Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C SI2P0 to SI2P3 RES PWM0, PWM1 | Output disable Pull-up resistor OFF VIN=VDD (including the off-leak current of the output Tr.) | 2.2 to 5.5 | | | 1 | |
| | I _{IH} (2) | XT1, XT2 | Using as an input port ^V IN ^{=V} DD | 2.2 to 5.5 | | | 1 | |
| | I _{IH} (3) | CF1 | V _{IN} =V _{DD} | 2.2 to 5.5 | | | 15 | |
| Low level input current | I _{IL} (1) | Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C, E, F SI2P0 to SI2P3 RES PWM0, PWM1 | Output disable Pull-up resistor OFF VIN=VSS (including the off-leak current of the output Tr.) | 2.2 to 5.5 | -1 | | | μA |
| | I _{IL} (2) | XT1, XT2 | Using as an input port VIN ^{=V} SS | 2.2 to 5.5 | -1 | | | |
| | I _{IL} (3) | CF1 | VIN=VSS | 2.2 to 5.5 | -15 | | | 1 |
| High level output | V _{OH} (1) | Ports 0, 1, 2, 3 | I _{OH} =-1.0mA | 4.5 to 5.5 | V _{DD} -1 | | | |
| voltage | V _{OH} (2) | Ports A, B, C, E, F | I _{OH} =-0.4mA | 3.0 to 5.5 | V _{DD} -0.4 | | | |
| | V _{OH} (3) | SI2P0 to SI2P3 | I _{OH} =-0.2mA | 2.2 to 5.5 | V _{DD} -0.4 | | | |
| | V _{OH} (4) | Ports 71, 72, 73 | I _{OH} =-0.4mA | 3.0 to 5.5 | V _{DD} -0.4 | | | |
| | V _{OH} (5) | PWM0, PWM1 P30, P31(PWM4, 5 | I _{OH} =-0.2mA | 2.2 to 5.5 | V _{DD} -0.4 | | | |
| | V _{OH} (6) | | I _{OH} =-10mA | 4.5 to 5.5 | V _{DD} -1.5 | | | |
| | V _{OH} (7) | | I _{OH} =-1.6mA | 3.0 to 5.5 | V _{DD} -0.4 | | | |
| | V _{OH} (8) | output mode) | I _{OH} =-1.0mA | 2.2 to 5.5 | V _{DD} -0.4 | | | 1 |
| Low level output | V _{OL} (1) | Ports 0, 1, 2, 3 | I _{OL} =10mA | 4.5 to 5.5 | | | 1.5 | V |
| voltage | V _{OL} (2) | Ports A, B, C, E, F | I _{OL} =1.6mA | 3.0 to 5.5 | | | 0.4 | 1 |
| | V _{OL} (3) | SI2P0 to SI2P3 PWM0, PWM1, | I _{OL} =1.0mA | 2.2 to 5.5 | | | 0.4 | |
| | V _{OL} (4) | P00, P01 | I _{OL} =30mA | 4.5 to 5.5 | | | 1.5 | |
| | V _{OL} (5) | | I _{OL} =5.0mA | 3.0 to 5.5 | | | 0.4 | |
| | V _{OL} (6) | | I _{OL} =2.5mA | 2.2 to 5.5 | | | 0.4 | |
| | V _{OL} (7) | Ports 7, 8, XT2 | I _{OL} =1.6mA | 3.0 to 5.5 | | | 0.4 | |
| | V _{OL} (8) | | I _{OL} =1.0mA | 2.2 to 5.5 | | | 0.4 | 1 |
| Pull-up resistation | Rpu(1) | Ports 0, 1, 2, 3 | V _{OH} =0.9V _{DD} | 4.5 to 5.5 | 15 | 35 | 80 | |
| | Rpu(2) | Port 7 Ports A, B, C, E, F | | 2.2 to 5.5 | 15 | 35 | 120 | kΩ |
| Hysteresis voltage | VHYS | RES Ports 1, 2, 7 SI2P0 to SI2P3 | | 2.2to 5.5 | | 0.1V _{DD} | | v |
| Pin capacitance | СР | All pins | For pins other than that under test: V_{IN}=V_{SS} f=1MHz Ta=25°C | 2.2 to 5.5 | | 10 | | pF |
| | | | | | | | | |

Electrical Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$

Serial I/O Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$ 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

| | P | arameter | Symbol | Pins | Conditions | - | | Spec | fication | |
|---------------|--------------|---------------------------|------------|------------------------|---|---------------------|--------------------|------|-----------------------------|------|
| | | arameter | Gymbol | /Remarks | Conditions | V _{DD} [V] | min | typ | max | unit |
| | | Frequency | tSCK(1) | SCK0(P12) | • See Fig. 6. | | 2 | | | |
| | | Low level pulse width | tSCKL(1) | | | | 1 | | | |
| | | High level pulse width | tSCKH(1) | | | | 1 | | | |
| | Input clock | - | tSCKHA(1a) | | Continuous data transmission/reception mode SIO2 is not in use simultaneous. See Fig. 6. (Note 4-1-2) | 2.2 to 5.5 | 4 | | | tCYC |
| Serial clock | | | tSCKHA(1b) | | Continuous data transmission/reception mode SIO2 is in use simultaneous. See Fig. 6. (Note 4-1-2) | | 6 | | | |
| Serial | | Frequency | tSCK(2) | SCK0(P12) | CMOS output selected.See Fig. 6. | | 4/3 | | | |
| | | Low level pulse width | tSCKL(2) | | | | | 1/2 | | tSCK |
| | | High level pulse width | tSCKH(2) | | | | | 1/2 | | ISCK |
| | Output clock | | tSCKHA(2a) | | Continuous data transmission/reception mode SIO2 is not in use simultaneous. CMOS output selected. See Fig. 6. | 2.2 to 5.5 | tSCKH(2) +2tCYC | | tSCKH(2) +(10/3) tCYC | |
| | | | tSCKHA(2b) | | Continuous data transmission/reception mode SIO2 is in use simultaneous. CMOS output selected. See Fig. 6. | | tSCKH(2) +2tCYC | | tSCKH(2) +(16/3) tCYC | tCYC |
| nput | Da | ta setup time | tsDI(1) | SI0(P11), SB0(P11) | Must be specified with respect to rising edge of SIOCLK See fig. 6. | | 0.03 | | | |
| Serial input | Da | ta hold time | thDI(1) | | | 2.2 to 5.5 | 0.03 | | | |
| | clock | Output delay time | tdD0(1) | SO0(P10), SB0(P11), | Continuous data transmission/reception mode (Note 4-1-3) | | | | (1/3)tCYC +0.05 | |
| Serial output | Input clock | | tdD0(2) | | Synchronous 8-bit mode. (Note 4-1-3) | | | | 1tCYC +0.05 | μs |
| Serial | Output clock | Output clock | tdD0(3) | | • (Note 4-1-3) | - 2.2 to 5.5 | | | (1/3)tCYC +0.05 | |

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

| | Б | arameter | Symbol | Pins/ | Conditions | | | Spec | ification | |
|---------------|----------------------|---------------------------|----------------------------|-----------------------|---|---------------------|------|------|--------------------|--------|
| | P | arameter | Symbol | Remarks | Conditions | V _{DD} [V] | min | typ | max | unit |
| | × | Frequency | Frequency tSCK(3) SCK1(P15 | | • See Fig. 6. | | 2 | | | |
| | Input clock | Low level pulse width | tSCKL(3) | | | 2.2 to 5.5 | 1 | | | (0)(0) |
| clock | In | High level pulse width | tSCKH(3) | | | | 1 | | | tCYC |
| Serial clock | ck | Frequency | tSCK(4) | SCK1(P15) | CMOS output selected. See Fig. 6. | | 2 | | | |
| | Output clock | Low level pulse width | tSCKL(4) | | | 2.2 to 5.5 | 1/2 | | | |
| | nO | High level pulse width | tSCKH(4) | | | | | 1/2 | | tSCK |
| Serial input | Da | Data setup time tsDI(2) | | SI1(P14), SB1(P14) | | | 0.03 | | | |
| Serial | Data hold time | | thDI(2) | | | 2.2 to 5.5 | 0.03 | | | |
| Serial output | Output delay time | | tdD0(4) | SO1(P13), SB1(P14) | Must be specified with respect to falling edge of SIOCLK Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6. | 2.2 to 5.5 | | | (1/3)tCYC +0.05 | μs |

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

3. SIO2 Serial I/O Characteristics (Note 4-3-1)

| | Pa | arameter | Symbol | Pins/ | Conditions | | | Spec | cification | |
|---------------|----------------------|---------------------------------|------------|-------------------------------|---|---------------------|------------------------|------|-------------------------|-------|
| | га | arameter | Symbol | Remarks | Conditions | V _{DD} [V] | min. | typ | max. | unit |
| | | Frequency | tSCK(5) | SCK2 (SI2P2) | • See Fig. 6. | | 2 | | | |
| | | Low level | tSCKL(5) | | | | 1 | | | |
| | | pulse width | | - | | | I | | | |
| | | High level | tSCKH(5) | | | | 1 | | | |
| | | pulse width | | | | | | | | |
| | Input clock | | tSCKHA(5a) | | Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. See Fig. 6. (Note 4-3-2) | 2.2 to 5.5 | 4 | | | tCYC |
| Serial clock | | | tSCKHA(5b) | | Continuous data transmission/ reception mode of SIO0 is in use simultaneous. See Fig. 6. (Note 4-3-2) | | 7 | | | |
| Serial | | Frequency | tSCK(6) | SCK2 (SI2P2), | CMOS output selected. See Fig. 6. | | 4/3 | | | |
| | | Low level pulse width | tSCKL(6) | SCK2O (SI2P3) | | | | 1/2 | | 1001/ |
| | | High level tSCKH(6) pulse width | | | | | | 1/2 | | tSCK |
| | Output clock | Output clock | tSCKHA(6a) | | Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. CMOS output selected. See Fig. 6. | 2.2 to 5.5 | tSCKH(6) +(5/3)tCYC | | tSCKH(6) +(10/3)tCYC | |
| | | | tSCKHA(6b) | | Continuous data transmission/ reception mode of SIO0 is in use simultaneous. CMOS output selected. See Fig. 6. | | tSCKH(6) +(5/3)tCYC | | tSCKH(6) +(19/3)tCYC | tCYC |
| input | Da | ta setup time | tsDI(3) | SI2(SI2P1), SB2(SI2P1) | Must be specified with respect to rising edge of SIOCLK See fig. 6. | | 0.03 | | | |
| Serial input | j Dat | ta hold Time | thDI(3) | | | 2.2 to 5.5 | 0.03 | | | |
| Serial output | Output delay time | | tdD0(5) | SO2 (SI2P0), SB2(SI2P1) | Must be specified with respect to falling edge of SIOCLK Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6. | 2.2 to 5.5 | | | (1/3)tCYC +0.05 | μs |

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: To use serial-clock-input, a time from SI2RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

| Deremeter | Cumbol | Dina/Damarka | Conditions | | Specification | | | | |
|----------------|---------|-------------------------------|---|---------------------|---------------|-----|-----|------|--|
| Parameter | Symbol | Pins/Remarks | Conditions | V _{DD} [V] | min | typ | max | unit | |
| High/low level | tPIH(1) | INT0(P70), | Interrupt source flag can be set. | | | | | | |
| pulse width | tPIL(1) | INT1(P71), | Event inputs for timer 0 or 1 are | | | | | | |
| | | INT2(P72) | enabled. | | 1 | | | | |
| | | INT4(P20 to P23), | | 2.2 to 5.5 | | | | | |
| | | INT5(P24 to P27), | | | | | | | |
| | | INT6(P20) | | | | | | | |
| | | INT7(P24) | | | | | | tCYC | |
| | tPIH(2) | INT3(P73) when noise filter | Interrupt source flag can be set. | 2.2 to 5.5 | 2 | | | | |
| | tPIL(2) | time constant is 1/1. | • Event inputs for timer 0 are enabled. | 2.2 to 5.5 | | | | J | |
| | tPIH(3) | INT3(P73)(The noise rejection | Interrupt source flag can be set. | 0.045.5.5 | 64 | | | | |
| | tPIL(3) | clock is selected to 1/32.) | • Event inputs for timer 0 are enabled. | 2.2 to 5.5 | 64 | | | | |
| | tPIH(4) | INT3(P73)(The noise rejection | Interrupt source flag can be set. | 0.045.5.5 | 050 | | | | |
| | tPIL(4) | clock is selected to 1/128.) | • Event inputs for timer 0 are enabled. | 2.2 to 5.5 | 256 | | | | |
| | tPIL(5) | RES | Reset acceptable. | 2.2 to 5.5 | 200 | | | μs | |

Pulse Input Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS1} = V_{SS2} = V_{SS3} = V_{SS4} = 0V$

AD Converter Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$

| 6 | 0 | | | | | Specifi | cation | |
|-------------------------------|--------|---------------------------------------|---|---------------------|-----------------------------|---------|----------------------------|------|
| Parameter | Symbol | Pins/Remarks | Conditions | V _{DD} [V] | min | typ | max | unit |
| Resolution | Ν | AN0(P80) to | | 3.0 to 5.5 | | 8 | | bit |
| Absolute accuracy | ET | AN7(P87), AN8(P70), | (Note 6-1) | 3.0 to 5.5 | | | ±1.5 | LSB |
| Conversion time | TCAD | AN9(P71), AN10(XT1), AN11(XT2), | N10(XT1), (when ADCR2=0) (Note 6-2) N11(XT2), N12(PA3), (when ADCR2=0) (Note 6-2) | 4.5 to 5.5 | 11.74 (tCYC= 0.367µs) | | 97.92 (tCYC= 3.06μs) | |
| | | AN12(PA3), AN13(PA4), AN14(PA5) | | 3.0 to 5.5 | 23.53 (tCYC= 0.735μs) | | 97.92 (tCYC= 3.06μs) | |
| | | | AD conversion time=64×tCYC (when ADCR2=1) (Note 6-2) | 4.5 to 5.5 | 15.68 (tCYC= 0.245μs) | | 97.92 (tCYC= 1.53μs) | μs |
| | | | | 3.0 to 5.5 | 23.49 (tCYC= 0.367μs) | | 97.92 (tCYC= 1.53μs) | |
| Analog input voltage range | VAIN | | | 3.0 to 5.5 | V _{SS} | | V _{DD} | V |
| Analog port | IAINH |] | VAIN=V _{DD} | 3.0 to 5.5 | | | 1 | ۵ |
| input current | IAINL | | VAIN=V _{SS} | 3.0 to 5.5 | -1 | | | μΑ |

Note 6-1: The quantization error ($\pm 1/2$ LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the complete digital value corresponding to the analog input value is loaded in the required register.

Consumption Current Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$

| Parameter | Symbol | Pins/Remarks | Conditions | 1 | Specification | | | |
|---|------------|---|--|---------------------|---------------|------|------|------|
| Falameter | Symbol | F IIIS/INEIIIdIKS | Conditions | V _{DD} [V] | min typ | | max | unit |
| Normal mode consumption current | IDDOP(1) | V _{DD} 1 =V _{DD} 2 =V _{DD} 3 | FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode | 4.5 to 5.5 | | 9.3 | 20.5 | |
| (Note 7-1) | | =V _{DD} 4 | System clock set to 12MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio. | 2.8 to 4.5 | | 5.4 | 14.8 | |
| | IDDOP(2) | | FmCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode | 4.5 to 5.5 | | 6.9 | 15.5 | |
| | IDDOP(3) | | System clock set to 8MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio. | 2.5 to 4.5 | | 3.9 | 11 | |
| | IDDOP(4) | | FmCF=4MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode System clock set to 4MHz side | 4.5 to 5.5 | | 2.75 | 6.6 | mA |
| | IDDOP(5) | | Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio. | 2.2 to 4.5 | | 1.45 | 4.2 | |
| | IDDOP(6) | | FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode | 4.5 to 5.5 | | 1 | 4.8 | |
| | IDDOP(7) | | System clock set to internal RC oscillation frequency variable RC oscillation stopped 1/2 frequency division ratio. | 2.2 to 4.5 | | 0.55 | 3.3 | |
| | IDDOP(8) | | FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode. | 4.5 to 5.5 | | 1.3 | 5.7 | |
| | IDDOP(9) | | System clock set to 1MHz with frequency variable RC oscillation Internal RC oscillation stopped 1/2 frequency division ratio. | 2.2 to 4.5 | | 0.7 | 4.6 | |
| | IDDOP(10) | | FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode. | 4.5 to 5.5 | | 40 | 120 | |
| | IDDOP(11) | | System clock set to 32.768kHz side. Internal RC oscillation stopped frequency variable RC oscillation stopped 1/2 frequency division ratio. | 2.2 to 4.5 | | 20 | 77 | μA |
| HALT mode consumption current (Note 7-1) | IDDHALT(1) | V _{DD} 1 =V _{DD} 2 =V _{DD} 3 =V _{DD} 4 | HALT mode FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode | 4.5 to 5.5 | | 3.6 | 8.3 | |
| | | | System clock set to 12MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio. | 2.8 to 5.5 | | 2.1 | 4.4 | |
| | IDDHALT(2) | | HALT mode FmCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode | 4.5 to 5.5 | | 2.7 | 5.8 | mA |
| | IDDHALT(3) | | System clock set to 8MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio. | 2.5 to 4.5 | | 1.4 | 3.1 | |

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

Continued on next page.

| Parameter | Symbol | Pins/Remarks | Conditions | r | | Specifi | cation | |
|---|---------------------------------------|---|--|---------------------|-----|---------|--------|------|
| 1 didificier | Gymbol | T ins/rtemants | | V _{DD} [V] | min | typ | max | unit |
| HALT mode consumption current (Note 7-1) | IDDHALT(4) | V _{DD} 1 =V _{DD} 2 =V _{DD} 3 =V _{DD} 4 | HALT mode FmCF=4MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode | 4.5 to 5.5 | | 1.1 | 2.6 | |
| | IDDHALT(5) | | System clock set to 4MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio. | 2.2 to 4.5 | | 0.57 | 1.5 | |
| | IDDHALT(6) | | HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode | 4.5 to 5.5 | | 0.38 | 1.0 | mA |
| | IDDHALT(7) | | System clock set to internal RC oscillation frequency variable RC oscillation stopped 1/2 frequency division ratio. | 2.2 to 4.5 | | 0.19 | 0.8 | |
| | IDDHALT(8) | | HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode. | 4.5 to 5.5 | | 1.15 | 4.2 | |
| | IDDHALT(9) | | System clock set to 1MHz with frequency variable RC oscillation Internal RC oscillation stopped 1/2 frequency division ratio. | 2.2 to 4.5 | | 0.57 | 3.0 | |
| | IDDHALT(10) | | HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode. | 4.5 to 5.5 | | 20 | 77 | |
| | IDDHALT(11) | | System clock set to 32.768kHz side. Internal RC oscillation stopped frequency variable RC oscillation stopped 1/2 frequency division ratio. | 2.2 to 4.5 | | 6 | 70 | μΑ |
| HOLD mode | IDDHOLD(1) | V _{DD} 1 | HOLD mode | 4.5 to 5.5 | | 0.04 | 19 | |
| consumption current | IDDHOLD(2) | 1 | CF1=V_{DD} or open (External clock mode) | 2.2 to 4.5 | | 0.02 | 14 | |
| Timer HOLD mode | IDDHOLD(3) | | Timer HOLD mode CF1=V _{DD} or open (External clock mode) | 4.5 to 5.5 | | 17 | 70 | |
| consumption current | IDDHOLD(4) • FmX'tal=32.768kF mode | | FmX'tal=32.768kHz by crystal oscillation mode | 2.2 to 4.5 | | 4 | 55 | |

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

| Deremeter | Sumbol | Dia a /D a manulua | Conditions | | Specification | | | | |
|-----------------------------------|----------|--------------------|---------------------|---------------------|---------------|-----|-----|------|--|
| Parameter | Symbol | Pins/Remarks | Conditions | V _{DD} [V] | min | typ | max | unit | |
| Onboard programming current | gramming | | Without CPU current | 2.7 to 5.5 | | 5 | 10 | mA | |
| Programming | tFW(1) | | • Erasing | 2.7 to 5.5 | | 20 | 30 | ms | |
| time | tFW(2) | | programming | 2.7 to 5.5 | | 40 | 60 | μs | |

UART (Full Duplex) Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0V$


| Parameter | Sympol | Pins/Remarks | Conditions | | Specification | | | |
|---------------|-----------|---|------------|---------------------|---------------|-----|--------|------|
| Parameter | Symbol | | Conditions | V _{DD} [V] | min | typ | max | unit |
| Transfer rate | UBR, UBR2 | UTX1(P32), RTX1(P33), UTX2(P33), RTX2(P34) | | 2.5 to 5.5 | 16/3 | | 8192/3 | tCYC |

Data length: 7/8/9 bits (LSB first)


Stop bits : 1-bit (2-bit in continuous data transmission)

Parity bits : None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data = 55H)




Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data = 55H)



VDD1, VSS1 Terminal Condition

It is necessary to place capacitors between $V_{DD}1$ and $V_{SS}1$ as describe below.

- Place capacitors as close to VDD1 and VSS1 as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L1 = L1', L2 = L2').
- Place high capacitance capacitor C1 and low capacitance capacitor C2 in parallel.
- \bullet Capacitance of C2 must be more than 0.1 $\mu F.$
- Use thicker pattern for VDD1 and VSS1.



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

| Nominal | Vendor | | Circuit Constant | | | | Operating Voltage | Oscillation Stabilization Time | | Demorke | |
|-----------|--------|-----------------|------------------|------|------|------|----------------------|-----------------------------------|------|----------------|--|
| Frequency | Name | Oscillator Name | C1 | C2 | Rf1 | Rd1 | Range | typ | max | Remarks | |
| | | | [pF] | [pF] | [Ω] | [Ω] | [V] | [ms] | [ms] | | |
| 12MHz | | CSTCE12M0G52-R0 | (10) | (10) | Open | 470 | 2.5 to 5.5 | 0.03 | 0.5 | Internal C1,C2 | |
| 10MHz | | CSTCE10M0G52-R0 | (10) | (10) | Open | 680 | 2.4 to 5.5 | 0.03 | 0.5 | Internal C1,C2 | |
| | | CSTLS10M0G53-B0 | (15) | (15) | Open | 680 | 2.5 to 5.5 | 0.03 | 0.5 | Internal C1,C2 | |
| 8MHz | MURATA | CSTCE8M00G52-R0 | (10) | (10) | Open | 1k | 2.3 to 5.5 | 0.03 | 0.5 | Internal C1,C2 | |
| OIVITZ | | CSTLS8M00G53-B0 | (15) | (15) | Open | 1k | 2.5 to 5.5 | 0.03 | 0.5 | Internal C1,C2 | |
| 45.41.1- | | CSTCR4M00G53-R0 | (15) | (15) | Open | 1.5k | 2.2 to 5.5 | 0.03 | 0.5 | Internal C1,C2 | |
| 4MHz | | CSTLS4M00G53-B0 | (15) | (15) | Open | 1.5k | 2.2 to 5.5 | 0.03 | 0.5 | Internal C1,C2 | |

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Fig. 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit


Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYOdesignated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

| Nominal | Vendor | Oscillator Name | Circuit Constant | | | Operating Voltage | Oscillation Stabilization Time | | Remarks | | | |
|-----------|------------------|-----------------|------------------|------|------|-------------------|-----------------------------------|-----|---------|-------------------------------|--|--|
| Frequency | Name | Vame | C3 | C4 | Rf2 | Rd2 | Range [V] | typ | max | Remarks | | |
| | | | [pF] | [pF] | [Ω] | [Ω] | | [s] | [s] | | | |
| 32.768kHz | EPSON TOYOCOM | MC-306 | 18 | 18 | Open | 560k | 2.2 to 5.5 | 1.5 | 3.0 | Applicable CL value=12.5pF | | |

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure. 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.







Figure 1 Ceramic Oscillator Circuit


Figure 2 Crystal Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Release Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note:

Select C_{RES} and R_{RES} value to assure that at least 200 μ s reset time is generated after the V_{DD} becomes higher than the minimum operating voltage.






Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Signal Waveform

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of December, 2007. Specifications and information herein are subject to change without notice.